UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10025

14.x Constraints - How do I apply a TIG constraint?

Description

How do I apply a Timing Ignore (TIG) constraint to a design?

Solution

Timing Ignore (TIG) Constraint Overview

11-13-2012 2-35-16 PM.jpg


A NET TIG constraint covers a specific net and marks nets that are to be ignored for timing purposes. A FROM:TO TIG covers several paths between the two synchronous groups and marks all of the nets going between the synchronous groups that are to be ignored for timing purposes.

Example NET TIG UCF syntax:


NET net name TIG;

Example FROM:TO TIG UCF syntax:

TIMESPEC TS_01=FROM CLKA TO CLKB TIG;

For more details on timing constraints, please see the Timing Constraints User Guide: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/ug612.pdf
AR# 10025
Date Created 08/29/2007
Last Updated 02/07/2013
Status Active
Type General Article
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • Less