We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10031

3.1i XC4000XLA Package Files - The XC4085XLA BG352 package has bad pin-out.


Keywords: pin, pad, .pad, XC4085XLA, BG352, C3, C4, CCLK

Urgency: Standard

General Description:
The C4 pin in the XC4085XLA BG352 is listed as CCLK. In the data book, C4 is an I/O and C3 is the CCLK pin; Pin C3 is currently missing. This error causes the device have one less I/O available and will make .pad reports from PAR incorrect.


This problem is fixed in the latest 3.1i Service Pack, available at:
The first service pack containing the fix is 3.1i Service Pack 3.
AR# 10031
Date Created 08/28/2000
Last Updated 08/19/2002
Status Archive
Type General Article