UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 10033

3.1i Foundation ISE - ECS Bus pins on Core symbols do not appear as such; pin mismatch warnings result.

Description

Keywords: foundation, ise, schematic, ECS, core, symbol, bus, pin, mismatch

Urgency: Standard

General Description:
Upon placing a symbol that represents a COREGen module in an ECS schematic,
I notice that a bus pin does not appear as such. For example, an output pin that
should be labeled 'Q(3:0)' is labeled 'Q'. When running a consistency check, this
misbehavior results in a "signal count mismatch" warning.

Solution

This problem has been fixed with the combination of:

Service Pack 2 (or greater) for 3.1i:
http://support.xilinx.com/support/techsup/sw_updates/

and

IP Update #1 (or greater) for 3.1i:
http://www.xilinx.com/ipcenter/coregen/updates.htm

Please install the service pack first, followed by the IP update. Finally,
regenerate any cores that previously suffered from this problem.
AR# 10033
Date 01/15/2003
Status Archive
Type General Article