We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10258

3.1i Speed Files - Speed File changes for 3.1i SP4


Keywords: Speed, File, changes

Urgency: Standard

General Description:
The following changes have been made to speed files in 3.1i Service Pack 4:

Virtex - Prorating should not apply to min speed grade and has been removed.

Virtex - The value for the shift register clock to out is updated.

Virtex-E - The -8 speed grade is now PRELIMINARY.

Virtex-E - Voltage and Temperature prorating data is available for VirtexE devices.

Virtex-E - Values for global clock skew are modified.

CPLD - -6 speed bin added to 95288XL


These changes are in the latest 3.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates. The first
service pack containing the changes is 3.1i Service Pack 4.
AR# 10258
Date Created 09/30/2000
Last Updated 08/19/2002
Status Archive
Type General Article