UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10306

CPLD XC9500XL - Device Slew Rates (Rise/Fall/Switching times) with capacitive loads

Description

General Description:

What slew rates can be expected on 9500XL outputs as the capacitive

load increases?

Solution

Note: The numbers indicated below are based upon a single

data point and are given solely as a service for our

customers to estimate the effects of additional

capacitive loading. Xilinx does not guarantee these

numbers.

Test conditions:

Temp. Ambient = 25C

VCCio = 3.3V

VCCint = 3.3V

Rise and Fall times are equal to the time difference where the output

is 10% and 90% of VCCIO.

Slow Slew Rate - Low to High :

LOAD RISE TIME

0pF 1.5ns

10pF 2.1ns

47pF 5.5ns

100pF 8.0ns

Fast Slew Rate - Low to High :

LOAD RISE TIME

0pF 0.8ns

10pF 1.4ns

47pF 3.7ns

100pF 6.5ns

Slow Slew Rate - High to Low :

LOAD FALL TIME

0pF 1.3ns

10pF 1.8ns

47pF 4.5ns

100pF 6.2ns

Fast Slew Rate - High to Low :

LOAD FALL TIME

0pF 0.8ns

10pF 1.4ns

47pF 3.5ns

100pF 5.5ns

AR# 10306
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article