UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1033

5.x XC3000 APR, PPR - Place Block syntax for APR is different than for PPR, results in APR Error 213.

Description

Keywords: CLB, PPR, APR, XC3000, place block


Urgency: Standard

Description

The APR (for xc2000 and non "A" xc3000 devices) syntax for
a Constraint (.cst) file for place block is not the same
as the PPR (3000A) syntax for place block. If the PPR
syntax is used for APR, the following error will be generated.

APR: In 'Place block' statement at line 1 of file design.cst --
APR: ERROR 213: Missing location name.

Solution

The place block constraint file syntax for APR is:
PLACE BLOCK signal_name location;

For example to constrain an IO called input to pin 12
you would have:
PLACE BLOCK input P12;

The place block constraint file syntax for PPR (3000A devices) is:
PLACE BLOCK signal_name : location;
For example to constrain an IO called input to pin 12 the
syntax is:
PLACE BLOCK input : P12;
AR# 1033
Date Created 08/31/2007
Last Updated 03/22/2000
Status Archive
Type ??????