UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10341

System Generator for DSP - Incorrect wording in Quickstart Guide (version 1.0) "Known Issues"

Description

Keywords: Sysgen, Mathworks, Simulink

Urgency: Standard

General Description:
The wording in the v1.0 Quickstart Guide "Known Issues," section 6, is
incorrect. Currently, the paragraph reads:

The System Generator has limited control logic support. It infers
clocks from sample periods and creates top-level ports (CLK, CE,
CLR). Only integer sample periods of 1 through 64 are currently
supported.
The synthesized clock generator may require user
customization. All other control logic must be created by the user,
either structurally from XBS blocks, or through the Black Box
functionality provided.

Solution

The paragraph should read:

The System Generator has limited control logic support. It infers
clocks from sample periods and creates top-level ports (CLK, CE,
CLR). Only integer sample periods greater than 1 are supported.
AR# 10341
Date Created 10/17/2000
Last Updated 02/11/2002
Status Archive
Type General Article