UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10349

1.1 System Generator for DSP - Multiplexor (MUX) with latency greater than 0 results in an EDIF error in implementation

Description

Keywords: Sysgen, Mathworks, Simulink, simulation, multiplexor

Urgency: Standard

General Description:
Using a System Generator Block Multiplexor (MUX) with latency greater than 0
creates VHDL which, after synthesis, causes an EDIF error in the implementation
software.

Solution

A workaround is to use the MUX with latency 0, and add delay elements in the
design (if you need latency) after the MUX.
AR# 10349
Date Created 10/18/2000
Last Updated 06/22/2004
Status Archive
Type General Article