We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10412

3.1i XST - Limitation on "shreg_extract" attribute


Keywords: SRL, SRL16, extract, attribute, property

Urgency: Standard

General Description:
If the shift register is described with separate signals for each register flip-flop, the "shreg_extract" attribute only works if it is set for all those signals. (A future enhancement will allow users to set the property on only one of the signals.)

NOTE: This problem is fixed in the 4.1i software release.


Attach the shreg_extract attribute to every signal.


attribute shreg_extract : string;
attribute shreg_extract of d1, d2, d3, d4, d5, d6, d7, d8 : signal is "no";
if (clk'event and clk='1') then

d8 <= d7;
d7 <= d6;
d6 <= d5;
d5 <= d4;
d4 <= d3;
d3 <= d2;
d2 <= d1;
d1 <= di;

end if;
end process;
AR# 10412
Date Created 10/31/2000
Last Updated 08/19/2002
Status Archive
Type General Article