We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10462

5.1i CORE Generator - Dual-Port Block Memory: Reading and writing to the same location causes an invalid read


General Description: 

When a simultaneous read and write to the same location occurs, the write operation always succeeds. However, the read operation is not guaranteed to work. 


When behavioral simulation is run for CORE Generator dual-port block memory, the read operation may report meaningful data on the output port. However, this is incorrect and should not be considered valid data.


For Virtex, Spartan-II, and Virtex-E devices, do not perform a simultaneous read and write to the same location in simulation or in the actual device operation. If this condition cannot be avoided, consider the data on the read port to be invalid. 


For Virtex-II and Virtex-II Pro devices, refer to Chapter 2 of the Virtex-II Platform FPGA User Guide "Using Block SelectRAM Memory" (see the "Conflict Resolution" section). 


The Virtex-II Hardware User Guide is located at: 


AR# 10462
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article