UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10495

3.4 FPGA Express - FPGA Express Constraints Editor does not display top-level clock

Description

Keywords: FPGA, Express, 3.4, constraints

Urgency: Standard

General Description:
When a design has a clock input going to multiple instantiated modules, the
top-level design is also using the clock in a process/always statement; the top-
level clock may not appear in the Synthesis Constraints editor in FPGA Express
3.4 (The clock that does appear in the Synthesis Constraints editor is a lower-
level modules clock.)

Solution

This is fixed in FPGA Express 3.5. In the 3.5 version, the
top-level clock is referenced in the Synthesis Constraints
editor.
AR# 10495
Date Created 11/10/2000
Last Updated 08/28/2001
Status Archive
Type General Article