We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10520

3.1i, TRCE - XML timing report is not automatically generated by default


Keywords: cross, probing, cross-probing, timing, analyzer, Trace, 3.3i

Urgency: Standard

General Description:
In 3.1i Service Pack 6, (3.3.06i), timing cross-probing is enabled by default. This feature should automatically generate an XML version of the "Post Layout Timing Report," marked with a Timing Analyzer icon in the Report browser.

The XML file allows cross-probing between the Timing Analyzer and Synthesis tools schematic view. When this file is opened in Timing Analyzer, instances and paths in the timing report will appear as hyperlinks to allow cross-probing.

In 3.3.06i, the XML version of the "Post Layout Timing Report" file will not be generated. The report browser will only show the ASCII version (TWR file) of the "Post Layout Timing Report."


This problem is fixed in the latest 3.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates. The first
service pack containing the fix is 3.1i Service Pack 7.

In 3.1i Service Pack 6, (3.3.06i), fix this problem by setting the XIL_XPROBE variable to "1".

PC platform:


UNIX platform:

setenv XIL_XPROBE 1
AR# 10520
Date Created 08/29/2007
Last Updated 12/05/2002
Status Archive