We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10548

Virtex, Virtex-E, Spartan-II, Spartan-IIE - What is the maximum allowable rise time for clock and general inputs?


What is the maximum allowable rise time for general inputs and clock inputs?


In the Virtex, Virtex-E, Spartan-II, and Spartan-IIE data sheets, this value is described as Tin (Input signal transition time) under Recommended Operating Conditions." This value pertains to both general inputs and clock inputs.

Virtex / Spartan-II: Tin max = 250 ns

Virtex-E / Spartan-IIE: Tin max = 250 ns

AR# 10548
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article