UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10580

3.1i NGDBuild, EXEMPLAR - "ERROR:NgdBuild:432 - logical block 'TIMING_REF_INST/ix11' with type 'FALSE' (or 'TRI' or 'DFFRS') is unexpanded.

Description

Keywords: Leonardo Spectrum, optimize, TCL, primitive

Urgency: Standard

General Description:
With an EDIF netlist generated from Leonardo Spectrum, running the Translate
(NGDBuild) phase results in errors similar to the following:

ERROR:NgdBuild:432 - logical block 'ex_1' with type 'FALSE' is unexpanded
ERROR:NgdBuild:432 - logical block 'ex2/reg2' with type 'DFFRS' is unexpanded
ERROR:NgdBuild:432 - logical block 'ex3/tri_sync' with type 'TRI' is unexpanded

Solution

This usually happens when the EDIF netlist is written out without running the
'OPTIMIZE' step in Leonardo Spectrum. The 'OPTIMIZE' step will map the
Leonardo Spectrum components into the appropriate Xilinx device primitives.

The following is an example of a complete TCL script:

set part v50ecs144
load_library xcve
read ./example.vhd
optimize -target xcve
auto_write example.edf

NOTE: If you are using the GUI Quick Setup flow, the 'OPTIMIZE' step will be
automatically run by the software.
AR# 10580
Date Created 12/04/2000
Last Updated 09/17/2002
Status Archive
Type General Article