We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10581

3.1i Virtex-E Speed Files - New speed models have been added for Virtex-E global clocks.


Keywords: Virtex-E, speed

Urgency: Standard

General Description:
New speed models have been added to the Virtex Speed Files that will more accurately
model the delay for routing a global clock wire going across the Block RAM tiles.


This change is included in the latest 3.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates. The first
service pack containing the change is 3.1i Service Pack 6.
AR# 10581
Date Created 12/04/2000
Last Updated 12/07/2004
Status Archive
Type General Article