We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10596

12.1 Timing - The timing report's data sheet section does not display all paths


The data sheet section of the timing report displays only one number per I/O or clock net. Why is this happening?


The data sheet section of the timing report is designed to illustrate an external perspective of the design at the chip level; consequently, only the longest path length is displayed.

AR# 10596
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article