We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10628

FPGA Compiler II - Re-timing (register balancing) does not appear to offer any improvement.


Keywords: register, balance, retime, re-time, FPGA, Compiler II

Urgency: Standard

General Description:
What can I do if the re-timing function does not appear to offer any improvement in
FPGA Compiler II?


1. Synthesize the design without I/O pads inserted.
2. Re-time the design during this synthesis run.
3. Read the resulting EDIF back into FPGA Compiler II.
4. Re-synthesize and write out the EDIF WITH I/O inserted.
AR# 10628
Date Created 12/13/2000
Last Updated 04/20/2007
Status Archive
Type General Article