We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10661

3.3i Foundation ISE Project Importer - Incorrect handling of BUFG on schematic source files


Keywords: ISE, Project Importer, Aldec

Urgency: Standard

General Description:
Synopsys will not insert pads in front of BUFG symbols for 4K-derived devices.
As a result, 4K families will error out in MAP.


For 4K, Spartan, or Spartan XL designs, modify the schematic by inserting an
IBUF between the IPAD and the BUFG. This will allow the implementation tools
to complete. However, the dedicated clock path will not be used, and timing
could be affected.
AR# 10661
Date Created 12/18/2000
Last Updated 01/15/2003
Status Archive
Type General Article