UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1073

PAR: "Number of GCLKS 5 out of 4" with Virtex Synplify netlist

Description

Keywords: Synplify, Virtex, Par

Urgency: Standard

General Description:
Synplify will insert 4 global clock buffers on the signals with
the highest fanout. However, if the design also contains
a BUFGDLL, then PAR will error with a the number or GCLKS
exceeding the available resources.

Solution

The problem exists with Synplify. The BUFGDLL cell is not counted as a
BUFG resource and Synplify inserts another 4 BUFG or BUFGP cells violating
the resource limit of 4 for Virtex.

Please see (Xilinx Solution 4084) on how to disable BUFG insertion.

AR# 1073
Date Created 06/25/1996
Last Updated 03/29/2000
Status Archive
Type General Article