After upgrading to Service Pack 6, large Virtex-E designs may exhibit
significantly increased clock skew as reported by static timing analysis.
This problem is scheduled to be fixed in the next 3.1i Service Pack
available at: http://support.xilinx.com/support/techsup/sw_updates.
The first service pack that will contain the fix is 3.1i Service Pack 7.