We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10781

3.3.06i Virtex-E - Clock skew increases after upgrading to Service Pack 6


General Description:

After upgrading to Service Pack 6, large Virtex-E designs may exhibit

significantly increased clock skew as reported by static timing analysis.


This problem is scheduled to be fixed in the next 3.1i Service Pack

available at: http://support.xilinx.com/support/techsup/sw_updates.

The first service pack that will contain the fix is 3.1i Service Pack 7.

AR# 10781
Date Created 08/29/2007
Last Updated 01/18/2010
Status Archive
Type General Article