We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 10796

3.3.06i Virtex-II PAR - Router unable to complete connections on BLKRAM GLOBAL_LOGIC_1 signals.


Keywords: routed, router, VCC, PWR, unrouted

Urgency: Standard

General Description:
A case has been seen where PAR reports 65 signals that are not completely routed.
When the design is viewed in FPGA Editor, the signals are all found to be
GLOBAL_LOGIC_1 type that are sourced by PWR_VCC_X and connected to DINB0
inputs of block RAMs. (The problem is related to the fact that the BLKRAM comps are
part of an RPM macro.)


This problem is being investigated for a possible fix.

Meanwhile, a work-around is to set the following variable, which changes the PWR/GND
routing algorithm:

set VCCGND_OFF=1 (PCs)
setenv VCCGND_OFF 1 (Work Stations)
AR# 10796
Date 10/22/2008
Status Archive
Type General Article