We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10800

4.1is2 NGDAnno - ModelSim Virtex-II 18x18 multiplier simulation gives numerous X_FF setup errors


Keywords: NGDAnno, X_FF, setup, violation, ModelSim, 18x18, multiplier, Virtex-II

Urgency: Standard

General Description:
When I run timing simulation on a Verilog Virtex-II design with a multiplier, numerous setup errors occur for X_FFs that are being fed by the multiplier.

For example:

# ** Error: C:/xilinx/verilog/src/simprims/X_FF.v(51): $setup
( posedge I:3086322 ps, posedge CLK &&& (in_clk_enable == 1):
3086508 ps, 230 ps );
# Time: 3086508 ps Iteration: 2 Instance: /testbench/UUT/xxx


This problem is fixed in the latest 4.1i Service Pack, available at:
The first service pack containing the fix is 4.1i Service Pack 3.
AR# 10800
Date Created 08/29/2007
Last Updated 08/15/2003
Status Archive