We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10899

3.1i XST - XSTaborts with an internal error when a certain Verilog parameter construct is used.


Keywords: Verilog, parameter, internal, error

Urgency: Standard

General Description:
When a module instance has parameters, and one of these parameters is an expression using
other parameters, parameter passing across modules is prevented. When this happens, XST
generates an internal error without any valuable information included.

For example:

module level0 (in1, out1);
parameter p1 = 8;
parameter p2 = 4;

module level1 (in1, out1);
parameter p3 = 1;
parameter p4 = 4;
level0 #(p4+1, p3+7) l0 (in1, out1);

will cause XST to fail with an internal error.


The problem is fixed in the latest 3.1i Service Pack available at:
http://support.xilinx.com/suport/techsup/sw_updates. The first
service pack containing the fix is 3.1i Service Pack 7.

AR# 10899
Date Created 01/31/2001
Last Updated 08/19/2002
Status Archive
Type General Article