We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10973

3.1i NGDBuild - System Generator for DSP - "Error: NgdBuild:201 - An EDIF value has exceeded the maximum string limit..."


General Description: 

When I use FPGA Express to synthesize VHDL code from System Generator, the following error occurs during synthesis: 


"Error: NgdBuild:201 - An EDIF value has exceeded the maximum string limit of 500 characters..."


This error can occur when FPGA Express is used to synthesize System Generator VHDL and the design contains a number of hierarchy levels. Currently, FPGA Express is not supported as a synthesis tool to be used with System Generator.  


To work around this problem, change the design so that it has fewer levels of hierarchy, or use a supported synthesis tool such as Synplicity's Synplify or Exemplar Spectrum.

AR# 10973
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article