We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10994

3.x FPGA Express - When I use the `include statement in Verilog files, relative or absolute files are not recognized.


Keywords: 3.1i, FPGA Express, fe_shell, Verilog, include, relative, paths

Urgency: Standard

General Description:
FPGA Express will not recognize absolute or relative paths while using the
`include statement in Verilog files. Examples of this are:

`include "c:\project\module.v"


`include "..\..\module.v"


You must have all of the Verilog files in the same directory so that the `include
statement will look like:

`include "module.v"

AR# 10994
Date Created 02/14/2001
Last Updated 08/11/2003
Status Archive
Type General Article