We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11061

3.x FPGA Express - FPGA Express ignores LOC attributes on 3-state IOBs


Keywords: FPGA Express, 3-state, tri-state, tri, I/O, LOC, constraint, attribute

Urgency: Standard

General Description:
FPGA Express ignores LOC attributes in CPLDs if the IOB is configured as a 3-state I/O. If the I/O is configured as an input or an output, the LOC attribute will be written to the netlist; however, a LOC attribute for a 3-state I/O will be ignored and is not written into the netlist.


To work around this issue, write the LOC constraints into the UCF file.
AR# 11061
Date Created 02/26/2001
Last Updated 08/11/2003
Status Archive
Type General Article