UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11112

Virtex-II - GCLKxS and GCLKxP are located on opposite sides of the device. Is this correct?

Description

General Description: 

The GCLKxS and GCLKxP are located on opposite sides of the device. Is this correct?

Solution

The pairs are not paired up according to the names of the GCLKs. 

 

The correct pairs are listed in the following: 

Virtex-II Platform FPGA User Guide -> Design Considerations -> Using Global Clock Networks -> Clock Distribution Resources -> Primary and Secondary Global Multiplexers: 

http://www.xilinx.com/xlnx/xweb/xil_publications_display.jsp?category=/User+Guides/FPGA+Device+Families/Virtex-II/&iLanguageID=1
Table 2-2 lists the Top Clock Multiplexer Pairs 

Table 2-3 lists the Bottom Clock Multiplexer Pairs 

 

The information in the on-line documentation agrees with the pin-outs. For example, 5P is paired with 4S. In the pin-out of the FF896 package, 5P is Pin C17, and 4S is Pin C16.

AR# 11112
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article