UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11169

Foundation ISE 3.1i SP6:HDL Converter:Converts files to Verilog even if VHDL is selected in the properties

Description

Foundation, ISE, 3.1i, HDL, Converter

General Description:

When trying to convert an ABEL/AHDL file into VHDL using the HDL

Converter in Foundation ISE the output file created is always a Verilog file.

Solution

The only known workaround to this problem is to run the XPORT

program from the command line using the -VHDL switch.

AR# 11169
Date Created 03/09/2001
Last Updated 01/06/2010
Status Archive
Type General Article