We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11288

3.1i CORE Generator - Verilog :8b/10b decoder: Error does not detect 1000000111 even though there are six zeros in a row


Keywords: CORE Generator, COREGen, 8b, 10b, Decoder, error, 1000000111, Code_err, does, not, high, six, zeros, Verilog

Urgency: Standard

General Description:
In the 8b/10b Decoder core, an error should occur when five or more zeros occur in succession, and code_err should go high. However, when the input is at 1000000111, this does not happen.


This issue has been fixed in Version 2_0 of 8b/10b Decoder, which is available in IP_Update#3 (D_IP3) and newer IP updates.

For the latest IP updates, go to the Xilinx IP center at:
AR# 11288
Date Created 03/27/2001
Last Updated 08/23/2002
Status Archive
Type General Article