We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11329

3.1i CORE Generator - Single/Dual-Port Block Memory generation reports "FATAL: Port S: external net width (7) does not match the port width (6)."


Keywords: CORE Generator, COREGen, dual, single, port, block memory, fatal, external, net, width, blkmemdp_v3_0, blkmemdp_v3_1, blkmemsp_v3_0, blkmemsp_v3_1, java.lang, runtime, exception

Urgency: Standard

General Description:
In CORE Generator, when I generate a block memory core (single- or dual-port) in v3_0 or v3_1, the following error message appears:

FATAL: Port S: external net width (7) does not match the port width (6).
ERROR: An internal error has occurred. To resolve this error, please consult the Answers Database at http://support.xilinx.com.
at java.lang.Throwable.<init>(Compiled Code)
at java.lang.Exception.<init>(Compiled Code)
at java.lang.RuntimeException.<init>(Compiled Code)
at com.xilinx.sim.base.Port.setExternNet(Compiled Code)
at com.xilinx.sim.base.Port.<init>(Compiled Code)
at com.xilinx.sim.base.Port.<init>(Compiled Code)
at com.xilinx.sim.base.Sim.addBusPort(Compiled Code)
at com.xilinx.ip.baseblox_v2_0.C_MUX_BIT_V2_0.addMuxBitPorts(Compiled Code)
at com.xilinx.ip.baseblox_v2_0.C_MUX_BIT_V2_0.implement(Compiled Code)
at com.xilinx.xcc.synth.util.Netlister.main(Compiled Code)
Exception in thread "main"


This problem occurs only on certain width/depth size combinations.

For example:


Width (A|B) = 8
Depth (A|B) = 33204


Width (A|B) = 9
Depth (A|B) = (33204*4)

A possible work-around is to use different width/depth sizes. This issue was fixed in Block Memory v3_2, which was released in 3.1i_ip_update #4 (May, 2001).
AR# 11329
Date Created 04/06/2001
Last Updated 08/23/2002
Status Archive
Type General Article