UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11334

Virtex-II - Is there pin-out compatibility between the FF1152 and FF896 packages?

Description

Is there pin-out compatibility between the FF896 and FF1152 packages in the Virtex-II family?

Solution

The FF896 is pin-out compatible with the FF1152 with the exception of the LVDS pairs. Additionally, the VRP/VRN pins in Bank 4 are not compatible: 

 

- For FF896, VRP is in AC10 and VRN is in AC11 

- For FF1152, VRP is in AK9 and VRN is in AJ8. 

 

If you use DCI in Bank 4, use ALT_VRP or ALT_VRN to allow user I/O compatibility.  

 

For more information on ALT_VRP or ALT_VRN, please see (Xilinx Answer 11208)

 

A diagram of the pin-out comparison between the FF1152 and FF896 packages is available in the Virtex-II Platform FPGA User Guide at: 

http://www.xilinx.com/support/documentation/user_guides/ug002.pdf
Chapter 5: PCB Design Considerations -> Pin-out Diagrams -> FF896 - FF1152 Pinout Compatibility Diagram

AR# 11334
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article