UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11417

4.1i SIMPRIMS, NGD2VHDL, NGD2VER - Performing post-Place and Route simulation without using the SDF file. (VHDL, Verilog)

Description

Keywords: NGD2VHDL, NGD2VER, NGDAnno, SimPrim, SDF, simulation, support, VHDL, Verilog, timing

Urgency: Standard

General Description:
Is back-annotated (timing) simulation after Place and Route supported if the SDF file is not used?

Solution

For post-MAP and post-PAR simulations, NGDAnno creates an SDF file to annotate the delay information. Since the SimPrim models are designed to account for these delays, removing the SDF file can cause race conditions or other undesired results.

Therefore, at this time, the SDF file should always be used for post-MAP and post-PAR simulations.
AR# 11417
Date Created 04/19/2001
Last Updated 05/05/2004
Status Archive
Type General Article