UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11421

3.1i SP7/SP8 Virtex PAR - Timing score diverges on a V2000 design

Description

Keywords: score, router, routing, timing, diverge, worse

Urgency: Standard

General Description:
The timing score diverges during routing and gets worse from one iteration to the next.

This problem was introduced by a PWR/GND routing change in Service Pack 7, and is described in (Xilinx Answer 10867).

NOTE: This issue affects the Virtex, Virtex-E and Spartan-II device architectures.

Solution

1

This problem will be fixed in the 4.1i release, which is currently scheduled for August, 2001. The 4.1i fix will resolve both this issue and the problem described in (Xilinx Answer 10867).

2

A tactical patch is available for use with 3.1i Service Pack 8:

PC:
http://www.xilinx.com/txpatches/pub/swhelp/M3.1i_updates/par_pc_11421.zip

Solaris:
http://www.xilinx.com/txpatches/pub/swhelp/M3.1i_updates/par_sol_11421.tar.gz

To install, unzip/untar in the XILINX installation directory while maintaining the directory structure.

NOTE: Use of this patch may re-introduce the problem described in (Xilinx Answer 10867); the design contains unrouted PWR/GND nets with no loads after PAR is completed. Please see this Answer Record for information on how to work around this issue.
AR# 11421
Date Created 08/29/2007
Last Updated 10/22/2008
Status Archive
Type General Article