We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11470

3.1i XST - Simulation mismatch between RTL and the netlist generated by XST


Keywords: simulation, netlist, HDL, RTL, XST

Urgency: Standard

General Description:
There is a simulation mismatch between RTL and the netlist generated by XST.


This problem is fixed in the latest 3.1i Service Pack, available at:
The first service pack containing the fix is 3.1i Service Pack 8.
AR# 11470
Date Created 04/30/2001
Last Updated 08/19/2002
Status Archive
Type General Article