We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11481

3.1i Virtex-II MAP - Incorrect trimming behavior affects timing in PCI-X core for Virtex-II.


Keywords: PCI-X, timing, trim, trimming, TS_SETUP

Urgency: Standard

General Description:
MAP fails to remove unused logic in the PCI-X core, which leads to timing failures in TS_SETUP paths.


This problem is fixed in the latest 3.1i Service Pack, available at:
The first service pack containing the fix is 3.1i Service Pack 8.
AR# 11481
Date Created 04/30/2001
Last Updated 08/19/2002
Status Archive
Type General Article