UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11570

HDL Bencher - How do I obtain a simulation with valid outputs from a waveform with uninitialized inputs?

Description

Keywords: Project, Navigator, HDL, Bencher, initialize, inputs, simulation

Urgency: Standard

General Description:
How do I obtain a simulation with valid outputs from a waveform with uninitialized inputs?

Solution

In version 2.0, HDL Bencher no longer asks if you would like to initialize all inputs to a known state. Therefore, you must take the following steps to ensure valid outputs in simulation:

1. In Project Navigator, set the simulation run time to 0 ns.

2. In the simulator, force the uninitialized input ports (i.e., GSR or GTS) manually to some known value (such as 0 or 1).

3. Run the testbench.
AR# 11570
Date Created 05/09/2001
Last Updated 12/11/2006
Status Archive
Type General Article