UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11653

3.x FPGA Express - How do I prevent global buffer insertion (keep BUFGs from being inferred)?

Description

Keywords: prevent, global buffer, insert, insertion, BUFG

Urgency: Standard

General Description:
How do I prevent global buffer insertion (i.e., How do I keep BUFGs from being inferred)?

Solution

1

There are two ways to accomplish this. (The first is the preferred method.)

Method 1

1. Open FPGA Express in stand-alone mode.

For example, on a Windows machine:

Start -> Programs -> Xilinx Foundation Series -> Accessories -> FPGA Express

2. Create a project and synthesize your design.

3. Highlight a file in the "Chips" window.

4. Open the tool's Constraints Editor by going to Synthesis -> Edit constraints

5. Go to the PORTS tab.

6. In the "Global Buffer" column, select "DONT USE" next to all the clock nets that should avoid BUFGs.

7. If you would like all clock nets to avoid BUFGs in the future, make the following change before closing the Constraints Editor:

- In the "Global Buffer" column, select "DONT USE" next to the net labeled "<default>".

2

Method 2 (For users who do not have access to the Constraints Editor)

This less refined method does not require the Constraints Editor; rather, it uses the command line version of FPGA Express.

1. Open FPGA Express in stand-alone mode, and export a script after having optimized and exported a netlist.

(From within FPGA Express, go to Script -> Export Script.)

2. Insert this line

set_pad_buffer "DONT USE" <clock name>

just before the optimize_chip command (see example below).

3. Run the script in the fe_shell. (It is located in %XILINX%\synth\bin-win32i -- this is the FPGA Express command line shell.) It is very similar to UNIX, so simply "cd" to the script directory and run "source script.fes".

FPGA Express Example Script:

open_project h:/incoming/dummy.exp

analyze_file -progress

create_chip -progress -name WGEN7 -target SPARTAN2 -device 2S150FG456 -speed -6 -frequency 200 -preserve WGEN

current_chip WGEN7

set_pad_buffer "DONT USE" /WGEN7/CLKD <== Here is the inserted line. Be sure to use the hierarchical name.

optimize_chip -name WGEN7-Optimized -progress

export_chip

list_message

close_project
AR# 11653
Date Created 05/21/2001
Last Updated 08/11/2003
Status Archive
Type General Article