We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11690

3.1i Install - After installing Service Pack 8, some XilinxCoreLib simulation libraries are incomplete after recompiling.


Keywords: install, installation, Service Pack 8, SP8, COREGen, CORE Generator, XilinxCoreLib, libraries, incomplete, missing

Urgency: Standard

General Description:
When I compile my XilinxCoreLib simulation libraries using the xilinx_lib.tcl script from
(Xilinx Solution 8066), many of the models do not get compiled.


This problem is caused by an incomplete vhdl_analyze_order file; this file is kept in the $Xilinx/vhdl/src/XilinxCoreLib directory written by Service Pack 8.

To correct the problem, re-install the latest IP Update, available at:

AR# 11690
Date Created 05/29/2001
Last Updated 09/20/2002
Status Archive
Type General Article