UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11768

Virtex/Virtex-E/Virtex-II/Pro - How do I calculate MTBF reliability numbers for devices? What is the expected lifetime of a Xilinx FPGA?

Description

Keywords: MTBF, Virtex, 4000, FIT, reliability, Virtex-II, Pro, life, span

How do I calculate/find MTBF reliability numbers for devices? What is the expected lifetime of a Xilinx FPGA?

Solution

FIT rates for Xilinx devices are published in the Device Reliability Report
http://www.xilinx.com/support/documentation/user_guides/ug116.pdf

To calculate mean time between failures (MTBF), use 1/FIT.

NOTES:
1. The reliability stress tests are conducted according to the conditions specified at JEDEC Solid State Technology Association's reliability test methods for packaged devices, JESD22, except Group B and D tests in which it follows DSCC's test methods, MIL-STD-883.

2. Reliability-based testing and related data published does not apply to engineering samples (ES parts).
AR# 11768
Date Created 08/29/2007
Last Updated 01/13/2009
Status Active
Type General Article