We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11772

4.1i Project Navigator - The hierarchy for a Verilog design is not being resolved for certain lower-level modules.


Keywords: Verilog, ISE, hierarchy, modules, Project Navigator

Urgency: Standard

General Description:
In a Verilog design, ISE does not correctly organize hierarchical files in the "Sources for Project" window.


Reinstalling the software will resolve the issue.

Other options that may solve the problem are:

1. Closing and reopening ISE.
2. Synthesizing the top-level module.
3. Manually creating the missing *.jhd files.
AR# 11772
Date Created 06/12/2001
Last Updated 08/11/2003
Status Archive
Type General Article