We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11808

3.1i Foundation ISE - "Error: Cannot create project. Exited with error code 001."


Keywords: 3.1i, Project Navigator, FPGA Express, Express, VHDL, exit, code, project, synthesis

Urgency: Standard

General Description:
When I synthesize a VHDL project with FPGA Express 3.5, the following error occurs:

Error: Cannot create project.
Exited with error code 001.


The following may resolve the issue:

Under the synthesis option for FPGA Express, check the "Enable Presto HDL Compiler" box and rerun the synthesis. (After synthesis, the box can be unchecked.)

This has been fixed in the 4.1i software release.
AR# 11808
Date Created 06/19/2001
Last Updated 09/09/2002
Status Archive
Type General Article