We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12037

4.1i Virtex-II PAR - ERROR:DesignRules:462 - Chipcheck: Incompatible I/O standards


Keywords: DesignRules:462, Chipcheck, Incompatible, I/O, IO, LVDS

Urgency: Standard

General Description:
The Virtex-II placer has incorrectly placed LVDS IO in the same bank with other I/O standards. This leads to the following DRC error:

ERROR:DesignRules:462 - Chipcheck: Incompatible IO standards. I/O standard LVDS_33 of comp dos_tc2_clkP and I/O standard LVCMOS18 of comp tc1_dos_sync are incompatible. They cannot be in the same I/O bank.


This problem will be fixed in the first 4.1i service pack.

Meanwhile, the problem can be avoided with the use of I/O location constraints.
AR# 12037
Date Created 08/29/2007
Last Updated 10/22/2008
Status Archive
Type General Article