UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12061

4.1i ECS - Lower-case netlister names result in module, pin, and net name mismatches.

Description

Keywords: HDL, Verilog, ECS, instantiate, case, upper, lower

Urgency: Standard

General Description:
The ECS Verilog netlister writes all module, pin, and net names in lower-case letters. This results in module, pin, and net name mismatches.

Solution

To avoid this problem, use lower-case letters to name all HDL modules, pins, and nets.
AR# 12061
Date Created 07/25/2001
Last Updated 01/08/2006
Status Archive
Type General Article