UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12087

4.1i Project Navigator - The ABEL-Verilog flow fails during simulation if the module is not written in lower-case letters

Description

Keywords: ABEL, Verilog, post-fit, simulation

Urgency: Standard

General Description:
The Verilog test fixture generated from test vectors in the ABEL source design incorrectly refers to the design module using all lower-case letters; this will not match the actual design module if any upper-case letters have been used there, and the ABEL-Verilog flow fails during simulation.

Solution

To avoid this problem, either switch to the ABEL-VHDL flow (which is not case-sensitive), or change your design module name so that it contains all lower-case letters.

NOTE: This does not affect Verilog test fixtures written by the user.
AR# 12087
Date Created 07/26/2001
Last Updated 08/11/2003
Status Archive
Type General Article