We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12119

4.1i NGDBuild - "ERROR:NgdBuild:397 - Could not find NET 'a(1)' in design 'vrp_top'"


Keywords: UCF, bus, bracket, paren, constraints, NGDBuild, 397, error

Urgency: Standard

General Description:
The following NGDBuild error message is reported:

"ERROR:NgdBuild:397 - Could not find NET 'a(1)' in design 'vrp_top'"


Due to the varying bus addressing conventions in different synthesis tools, you must use different bus line addressing schemes -- either <> or () -- for constraints in your UCF file.

For example:

NET "a<1>" LOC = "aa6"; -- Accepted in Synopsys and XST
NET "a(1)" LOC = "aa6"; -- Accepted in Synplicity and Mentor Graphics

Synopsys: <>
XST: <>
Synplicity: ()
Mentor Graphics: ()

This will be fixed in the next major software release (after 5.1i).
AR# 12119
Date Created 07/26/2001
Last Updated 08/12/2003
Status Archive
Type General Article