We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12135

4.1i Constraints Editor - In "active module" mode, port net names (rather than port names) are displayed


General Description:

The port names displayed by the Constraints Editor in "active module" mode are actually those of the port nets, not the ports themselves.

If the net connected to the port from above (i.e., from the top-level wrapper) has a different name than the port, this may cause confusion, particularly if the name is synthesis-generated and has no relation to the original name.


This issue is fixed in the 5.1i software, which is scheduled to be released in September, 2002.

AR# 12135
Date Created 08/29/2007
Last Updated 01/18/2010
Status Archive
Type General Article