UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12164

2.0 eProduct Designer - VCS/i fails to compile the upper-case Verilog file name in the UniSim library (UNIX platform)

Description

Keywords: Innoveda, ePD 2.0, ViewDraw, VCS/i, VCS, UniSim

Urgency: Standard

General Description:
VCS/i fails to compile the upper-case Verilog file name in the UniSim library on a UNIX platform.

Solution

This occurs when instances that use Verilog as a simulation source are being compiled.

The work-around is to copy or rename the corresponding instance's Verilog file in the UniSim library, using lower-case characters.
AR# 12164
Date Created 07/27/2001
Last Updated 02/07/2006
Status Archive
Type General Article