UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12178

4.1i SIMPRIM, NGD2EDIF - Pulse-swallowing in EDIF simulations

Description

Keywords: NGD2EDIF, pulse, swallowing, SimPrim, timing, simulation

Urgency: Standard

General Description:
In certain high-speed timing simulations, pulses are swallowed. The result is that the outputs of certain components do not change, or remain as unknowns (X's).

Solution

This problem can be resolved by using the TRANSPORT delay mode in the simulators. For Mentor's Quicksim, this can be done by setting the switch "-delay_mode_transport" when loading the design.
AR# 12178
Date Created 08/29/2007
Last Updated 08/25/2003
Status Archive
Type ??????