UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12205

4.1i FPGA Editor - Does not recover all memory when a design is closed.

Description

Keywords: recover, memory, closed

Urgency: Standard

General Description:
When I close my design from FPGA Editor, I noticed that I have less memory for the rest of my applications. Is there a way to get around this memory leak?

Solution

This will be fixed in the next major software release.
AR# 12205
Date Created 07/30/2001
Last Updated 10/08/2003
Status Archive
Type General Article