UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12230

4.1i Project Navigator - "<family>_macro" and "<family>_macro_comp" HDL libraries are no longer provided.

Description

Keywords: macro, schematic, library

Urgency: Standard

General Description:
The "<family>_macro" and "<family>_macro_comp" HDL libraries that were delivered in ISE 3.x (in $XILINX\vhdl|verilog\src\iSE\<family>) are not delivered in ISE 4.x.

Designs should no longer reference these libraries.

Solution

1

If a design instantiates macros that were referenced in these libraries, you have several options. A select group of macros has been added to the system libraries; therefore, they can simply be instantiated the same way as any other library primitive. These cells are:

BUFGDLL
BUFGCE
BUFGCE_1
IFDDRCPE
IFDDRRSE
OFDDRCPE
OFDDRRSE
OFDDRTCPE
OFDDRTRSE

2

If the design instantiates a macro other than one in the above list, you should replace it with a CORE Generator module instantiation or other modified logic.
AR# 12230
Date Created 07/31/2001
Last Updated 08/11/2003
Status Archive
Type General Article